EDA Design Flow Development Engineer

EDA Design Flow Development Engineer page is loaded

EDA Design Flow Development Engineer

Apply locations Malaysia, Penang time type Full time posted on Posted 2 Days Ago job requisition id JR0262003

Job Details:

Job Description: 

About the Technology Development and Design Enablement Groups: Technology Development (TD) is the heart and soul of Moore's Law at Intel, enabling Intel to create world-changing technology that enriches the lives of every person on earth. TD drives breakthrough research and develops next generation process and packaging technologies, while also running high volume manufacturing operations in its state-of-the-art facilities in Oregon and Arizona. The Design Enablement (DE) team in TD works closely with the technology team to maximize the value proposition of the technology for our customers thru Design Technology Co-Optimization (DTCO), delivers the Process Design Kits (PDKs) and foundational IPs (FIPs), and carries out technology lead vehicle execution for Si validation. Enablement and optimization of EDA reference flow and design flow on Intel technology play a crucial role in accomplishing DE's charter. About the Role:

• Responsible to develop, maintain and support EDA design flow for all DTCO activities, technology lead vehicle design, IP design, and product design in TD. The design flow will be built on top of a reference flow enabled on Intel technology and released from external EDA vendors. The design flow covers all aspects of front-end and back-end design from RTL to GDS, digital and analog, design creation, verification, and signoff.

• Develops new physical design techniques through innovative scripts, checkers, flows, and other CAD based automation to simplify and expedite the design process.

• Analyzes retrospective data on current generation quality and efficiency gaps to identify proper incremental, evolutionary, or transformative changes to the existing physical design related TFM.

#DesignEnablement

Qualifications:

You must possess the below requirements to be initially considered for this position. Preferred qualifications are in addition to the requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications

• Bachelor's Degree (Master's Degree preferred) in Electrical Engineering, Computer Engineering, Computer Science, or other related field of study

• 4+ years of relevant experience in silicon design and/or Tool Flow Methodology (TFM) development

Experience in the following areas:

• Use of industry implementation and signoff CAD tools

• Strong in programming

• Able to provide technical guidance and support to team members.

• Expert and experience in EDA tool/flow development, SoC design methodology, analog and mixed signal design methodology and execution.

• Business influencing skills with our external EDA partners to drive optimization of EDA flow on Intel technology.

#designenablement

Job Type:

Experienced Hire

Shift:

Shift 1 (Malaysia)

Primary Location: 

Malaysia, Penang

Additional Locations:

Business group:

As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.

Similar Jobs (5)

EDA Design Flow Infrastructure Engineer

locations Malaysia, Penang time type Full time posted on Posted 2 Days Ago

EDA Design Flow Infrastructure Engineer

locations Malaysia, Penang time type Full time posted on Posted 2 Days Ago

AMS Design Flow Engineer

locations Malaysia, Penang time type Full time posted on Posted 2 Days Ago Intel provides reasonable accommodation to applicants and employees. For more information on our Reasonable Accommodation process, please click here . To view our candidate privacy notice, please click here .

Need to change your email address?

Click on the Cloud icon beside your email address in the upper right-hand corner and select "Account Settings".

Important Note regarding your email change: Remember to check the inbox of the email address you just updated to verify and complete the change. Verification is required before your account is changed to reflect the new email address.

#J-18808-Ljbffr