SoC Design Lead

The Sitara MPU product line is a rapidly expanding business within TI, investing to address the fast-growing segment of high-performance processors in industrial & automotive marketsThis product line will enable a scalable portfolio of ARM based high-end MPUs as emerging trends in AI & analytics, motor control, robotics, HMI and real-time networking are shaping the evolving requirements for applications like autonomous robots, renewable energy, factory and home automation.The newly formed Sitara MPU team in India will focus on expanding the breadth of TI's portfolio by scaling the execution of MPU devices in 16FF node and is looking for passionate leaders who can partner to make this a realityResponsibilities :Lead a SoC FE team to own SoC integration of a complex multi-processor ARM architecture based SoC upto RTMManage a high impact FE team and take accountability for their timely deliverablesCollaborate with systems, IP and DV teams to align on feature updates, bug fixes, IP deliverables and ensure timely SoC integration releases that cater to Product RequirementsInteract and engage early-on with SoC system architect and ensure performance analysis, functional safety requirements, system level use-cases and pin mixing is fully comprehendedOwn SoC level Component -> Debug SS, System clock reset and PM Micro architecture and SC Integration and work closely with architecture team for microarchitecture aspects of the sameOwn Chip top creation, Hard macro integration, Pin mux Implementations and work closely with architecture team for microarchitecture details of Work with backend , DFT team, flow teams to come up with initial SoC releaseResponsible for RTL releases, Frontend checks for each compile.Point of contact person to IP team from SoC perspective, key member to drive integration reviews and participate in DV reviews to give feedbackDrive complete SoC integration, LEC, LINT checks and CDC/RDC analysis to ensure high quality deliverablesResponsible for ensuring power intent of the SoC is understood and implemented correctly through Low-Power checks like CLPQualifications :Educational requirement Bachelor or Masters in EE/ECE/CS or related specializations with 8 to 14 years of experience in IP/SoC/subsystem design/integrationSkills : Experience with integration of SoC's with ARM processors, complex bus architecturesWell experienced with analysis and understanding of system level use case scenarios, safety requirements etcExperience with SoC power analysis and power optimization through innovative schemes· Strong experience with advanced low power techniques and tools such as UPF/CPF, CLPGood understanding of constraints development for Physical Design implementation / Static Timing AnalysisExperience with industry standard FrontEnd tools like JasperGold, SpyGlass, LEC etcWell experienced with EDA tools such as VCS/Questa/Incisive simulators, Debug tools and Formal verification toolsGood understanding of SoC Debug architectures, Design-for-Debug, Design-for-Test will be highly desirable.Strong written and verbal communication skill with the ability to explain and present complex ideasPassionate about mentoring and developing people in their careers PRB